Senior/Staff Design Engineer

In this role you will own RTL design for a new AI compute platform, turning architectural concepts into production-ready silicon. You’ll collaborate with architecture, verification and physical design teams to deliver high-performance, power-efficient processor and accelerator blocks. The work spans the full front-end flow from SystemVerilog RTL to tape-out, with a focus on timing, power and integration of IP. This is a hands-on, early-stage opportunity to shape a cutting-edge AI silicon platform in a growing semiconductor company. You’ll join a mission-driven team that values ownership and cross-functional collaboration to deliver impactful technology.

• Develop synthesizable SystemVerilog / Verilog RTL
• Translate architecture and ISA requirements into microarchitecture
• Design processor, accelerator and complex SoC blocks
• Integrate internal and third-party IP
• Collaborate with verification, architecture and physical design teams
• Support synthesis, timing closure and PPA optimisation
• Drive CDC / RDC quality and sign-off
• Implement low-power techniques including clock gating, power gating and memory power management
• Support gate-level simulation, FPGA and emulation activity
• Take real ownership of design blocks through to tape-out

• 5+ years of ASIC / SoC RTL Design experience
• Strong SystemVerilog or Verilog
• Experience with processors, accelerators or complex SoCs
• Strong microarchitecture experience
• Experience with synthesis and timing-aware RTL design
• Good knowledge of AMBA / AXI / AHB / APB
• Strong CDC / RDC expertise
• Hands-on low-power design experience
• Gate-level simulation and debugging experience
• At least one successful ASIC tape-out
• Experience owning one or more design blocks through the development cycle

• cross-functional collaboration
• ownership
• strong communication
• SystemVerilog / Verilog RTL
• processor/SoC design
• microarchitecture